A LOW-COMPLEXITY HARDWARE-ORIENTED MODE DECISION SCHEME BASED ON RATE-DISTORPTION ESTIMATION

Meng Li, Chuang Zhu, Yuan Li, Xiaofeng Huang, Huizhu Jia, Xiaodong Xie, Wen Gao, Fellow IEEE
National Engineering Laboratory for Video Technology
Peking University, Beijing, China
{limeng, czhu, yuanli, xfhuang, hzjia, xdxie, wgao}@jdl.ac.cn

ABSTRACT

Video compression plays an important role in mobile applications, because more and more people use video to communicate with each other (like video call etc.). However, the resources (energy, memory etc.) on mobile devices are limited, thus how to achieve a high coding performance in these devices becomes a big challenge. The recent standards such as H.264, HEVC and audio video coding standard (AVS) employ Rate distortion optimization (RDO) to select the best coding modes, however it results in extremely high computational complexity. This work presents a hardware friendly mode decision (MD) scheme. First, hardware-oriented RDcost estimation method is proposed by using least squares technique to reduce computational burden of RDO-based MD. Second, reconstructed-original (REC-ORG) united intra prediction scheme is presented to break the data dependency, while maintaining high coding performance. Third, highly efficient MD pipeline architecture is put forward to enhance MD processing capacity. The coding efficiency of our adopted MD scheme far outperforms (0.402 dB PSNR gain in average) the traditional SAD methods and the throughput of our designed pipeline is increased by 29%, 23% and 23% for I, P and B frames, respectively, compared with the existed RDO-based architecture.

Index Terms—mobile device, mode decision, hardware friendly, RDcost estimation, pipeline

1. INTRODUCTION

With the popularity of smartphones and laptops, mobile applications are increasing sharply these years. Video compression plays an important role in these mobile applications, because more and more people use video to communicate with each other. However, the resources (energy, memory etc.) on mobile devices are limited, thus how to achieve a high coding performance in these devices becomes a big challenge. RDO technique greatly improves coding efficiency [1]. RDO-based mode decision (MD) is adopted in many video systems with the increasing demands for high quality video applications. But the mode decision unit has to fully perform discrete cosine transform (DCT), quantization (Q), inverse quantization (IQ), zigzag scanning (ZIGZAG), entropy coding (EC), inverse discrete cosine (IDCT) transform, and pixel reconstruction (REC) to obtain the accurate entropy coding bits (R) and reconstruction distortion (D) for each mode in MD process. Besides, more and more modes are adopted in recent video coding standards, such as AVS [2], in which there are 5 prediction modes for intra luma block (Vertical (V), Horizontal (H), DC, Diagonal down right (DR) and Diagonal down left (DL)) and 4 modes for each chroma block (Vertical, Horizontal, DC, and Plane (P)). AVS standard also uses variable block size (VBS) ME and MC techniques, which results in different inter modes (16×16, 16×8, 8×16, 8×8) to be chosen. In addition, direct and skip modes are adopted in AVS. H. 264 [3] and HEVC [4] standards adopt more intra modes and more VBS partitions to optimize coding performance of the encoder. The abundant modes and the complexity computation process for each mode makes the total RDO-based MD computation process unbearable in many real time video coding applications, as shown in Figure 1 (taking AVS for example).

A number of strategies have been developed in recent years to alleviate the unbearable computational burden in RDO-based MD. Some papers [5]-[6] have presented some fast MD methods trying to reduce the candidate modes to achieve the goal. These algorithms firstly study the spatial features or temporal features of a block and then skip the unnecessary candidate modes based on experimental results. Other papers [7]-[8] did not skip any candidate modes and focused on reducing the calculating complexity of each R-D cost value. In [8], Xin et al. deduced a novel weighted sum of quantized transform coefficients and utilized it as an efficient rate estimator; the authors also proposed a new transform-domain distortion (TDD) estimation method using the discarded lower bits in the quantization process.
Hardware encoding solution may be a better choice in resource limited applications (smartphones, iPads, etc.). However, most of the works mentioned above are not hardware friendly and generally implemented on software platform. Among them, paper [8] achieves outstanding coding performance, but the rate-distortion estimation calculation process is not hardware friendly. Typically, hardware MD algorithms use SAD (sum of absolute difference between original pixels and predicted pixels) [9] or SATD (sum of absolute transform difference) [10] in judging the best mode to alleviate the computational burden and avoid the reconstruction loop. However, the main problem of this kind of hardware MD is that the coding performance is much worse than that of the RDO-based method. This work proposes a novel low-complexity hardware-oriented MD scheme based on R-D estimation which also achieves high coding performance. The rest of this paper is organized as follows. Section 2 analyzes the challenges of hardware RDO-based MD. Section 3 detailedly presents the proposed hardware-oriented MD scheme. In section 4, experimental and implementation results are shown.

2. CHALLENGES ANALYSIS OF HARDWARE RDO-BASED MD

In hardware RDO-based MD design, many challenges need to be addressed and we list them as following:

1) Block-level intra data dependency.
2) Bottleneck time of the processing units.
3) Highly efficient pipeline architecture.
4) Large hardware resource consumption.

The first challenge is the block-level intra data dependency which stems from the reconstruction loop caused by the intra prediction. In AVS, the data dependency comes from the block-level intra luma blocks, as shown in Figure 2, and the pipeline (generally, pipeline design is adopted in RDO-based MD to reduce the processing time) will be interrupted once every five modes to wait for the reconstruction of the proceeding block to finish. A 5-stage pipeline architecture is proposed by [11], as shown in the lower part of Figure 2, which shows many bubbles in the pipeline space time-diagram because of the data dependency.

The second challenge is the bottleneck (e.g. \( \max \{t_1, t_2, \ldots, t_5\} \) in Figure 2) of the pipeline which will be a big drawback to increase the throughput (context-based 2D-VLC entropy coding unit generally be the bottleneck in AVS MD pipeline).

Furthermore, due to the above two challenges, how to design highly efficient pipeline architecture and save the corresponding hardware resource will be another two challenges.

To address the challenges talked above, we first propose a hardware-friendly RDcost estimation method and then present an REC-ORG united intra prediction scheme to break the data dependency in RDO-based MD. Finally, highly efficient MD pipeline architecture is put forward to enhance MD processing capacity.

To assist clarifying this work, the adopted five-stage MB level pipeline architecture of our encoder system is shown in Figure 3.

The five stages of the MB level pipelining architecture are integer motion estimation (IME), fractional motion estimation (FME), Inter/Intra MD (MD), encoding engine (ENC), Bit stream generating engine (BG) and in-loop DeBlocking filter (DB). Among these stages, MD module chooses the best mode according to R-D value and ENC proceeds DPCM coding process for the best mode.

3. PROPOSED HARDWARE-ORIENTED MD SCHEME

3.1. RDcost estimation

In paper [8], the authors proposed a low complexity R-D estimation scheme, as shown in Figure 4, the estimated R and D can be directly calculated after quantization for each mode. However, the R-D model parameters should be updated adaptively which is hard to implement in hardware design. Paper [12] simplified the method in [8] and utilized it in discarding quantized coefficient process. In this paper, we propose a low complexity R-D estimation method for MD.

About the estimated R (\( R_e \)), we first find out the solution “form” and then use the least squares technique to make roughly estimation on it. In paper [13], the authors modeled the probability density function (PDF) of the discrete cosine transform (DCT) coefficients with zero-mean generalized Gaussian distribution (GGD), as shown in Figure 5.
The GGD is described as follows:

\[ P_{\text{uw}} = \frac{\eta_{\text{uw}} \alpha_u(\eta_{\text{uw}})}{2\sigma^2 \Gamma(1/\eta_{\text{uw}})} \exp \left[ -\frac{\alpha_u(\eta_{\text{uw}}) |C_{\text{uw}}|^{\eta_{\text{uw}}}}{\sigma_{\text{uw}}} \right] \]  

(1)

which

\[ \alpha_u(\eta_{\text{uw}}) = \sqrt{\frac{\Gamma(3/\eta_{\text{uw}})}{\Gamma(1/\eta_{\text{uw}})}} \]  

(2)

where \( \Gamma(*) \) is the gamma function, \( \eta_{\text{uw}} \) and \( \sigma_{\text{uw}} \) are positive real-valued distribution parameters which control the shape and scale of the GGD, respectively. \( C_{\text{uw}} \) is transform coefficient, and \( \hat{C}_{\text{uw}} \) denotes the quantized value of \( C_{\text{uw}} \). The entropy coding bits of a quantized coefficient \( \hat{C}_{\text{uw}} \) with occurrence probability \( \hat{C}_{\text{uw}}P \) is directly dependent on the self-information \[8\] and we use it to estimate the coding bits \( \tau_{\text{uw}} \). Self-information is defined by

\[ \hat{2} \log (\hat{C}_{\text{uw}}P) \]

(3)

According to (3), to formulate \( \tau_{\text{uw}} \), we first need to find out \( \hat{C}_{\text{uw}}P \). Standards like H.264, AVS and HEVC, uniform scalar quantization method is used. Suppose the quantization step size \( \text{stepQ} \), then we have

\[ \hat{C}_{\text{uw}} = C_{\text{uw}} / \text{stepQ} \]  

(4)

Then, corresponding to the quantized coefficient \( \hat{C}_{\text{uw}} \), we use (5) to estimate the transform coefficient \( C_{\text{uw}} \).

\[ C_{\text{uw}} \approx \hat{C}_{\text{uw}} \cdot \text{stepQ} \]  

(5)

Based on the theory of probability, for each \( \text{stepQ} \) interval of the horizontal axis in Figure 5, the probability is shown in the following (6).

\[ P_{\text{uw}} \approx f_{\text{uw}}(\hat{C}_{\text{uw}} \cdot \text{stepQ}) \cdot \text{stepQ} \]  

(6)

Combining (1), (3) and (6), the following (7) can be developed.

\[ r_{\text{uw}} = -\log(P_{\text{uw}}) = -\log(f_{\text{uw}}(\hat{C}_{\text{uw}} \cdot \text{stepQ})) \cdot \text{stepQ} \]

\[ = -\log \left( \frac{\eta_{\text{uw}} \alpha_u(\eta_{\text{uw}}) \text{stepQ}}{2\sigma^2 \Gamma(1/\eta_{\text{uw}})} \exp \left[ -\frac{\alpha_u(\eta_{\text{uw}}) \hat{C}_{\text{uw}} \text{stepQ}}{\sigma_{\text{uw}}} \right] \right) \]

\[ = -\log \left( \frac{\eta_{\text{uw}} \alpha_u(\eta_{\text{uw}}) \text{stepQ}}{2\sigma^2 \Gamma(1/\eta_{\text{uw}})} + \log \left\{ \exp \left( \frac{\alpha_u(\eta_{\text{uw}}) \hat{C}_{\text{uw}} \text{stepQ}}{\sigma_{\text{uw}}} \right) \hat{C}_{\text{uw}} \hat{C}_{\text{uw}} \right\} \right) \]

\[ = -\log \left( \frac{\eta_{\text{uw}} \alpha_u(\eta_{\text{uw}}) \text{stepQ}}{2\sigma^2 \Gamma(1/\eta_{\text{uw}})} + \frac{\alpha_u(\eta_{\text{uw}}) \hat{C}_{\text{uw}} \text{stepQ}}{\sigma_{\text{uw}}} \hat{C}_{\text{uw}} \hat{C}_{\text{uw}} / \ln 2 \right) \]

\[ = -\log \left( \frac{\eta_{\text{uw}} \alpha_u(\eta_{\text{uw}}) \text{stepQ}}{2\sigma^2 \Gamma(1/\eta_{\text{uw}})} + \frac{\alpha_u(\eta_{\text{uw}}) \hat{C}_{\text{uw}} \text{stepQ}}{\sigma_{\text{uw}}} \hat{C}_{\text{uw}} \hat{C}_{\text{uw}} / \ln 2 \right) \]

\[ = a_{\text{uw}} \hat{C}_{\text{uw}} \hat{C}_{\text{uw}} / \ln 2 \]

\[ = a_{\text{uw}} \hat{C}_{\text{uw}} \hat{C}_{\text{uw}} / \ln 2 + b_{\text{uw}} \]

which

\[ a_{\text{uw}} = \left( \frac{\alpha_u(\eta_{\text{uw}}) \text{stepQ}}{\sigma_{\text{uw}}} \right) / \ln 2 \]

\[ b_{\text{uw}} = -\log \left( \frac{\eta_{\text{uw}} \alpha_u(\eta_{\text{uw}}) \text{stepQ}}{2\sigma^2 \Gamma(1/\eta_{\text{uw}})} \right) \]

Then for one block (such as one 8 x 8 block), the estimated coding bits \( R_i \) will be

\[ R_i = \sum_u \sum_v \left( a_u |\hat{C}_{uv}P| + b_{uv} \right) \]

\[ = \sum_u \sum_v \left( a_u |\hat{C}_{uv}P| \right) + \sum_v b_{uv} \]

\[ = \sum_u \sum_v \left( a_u |\hat{C}_{uv}P| \right) + \xi = \hat{X} \cdot W \]

which

\[ \xi = \sum_v b_{uv} \]

\[ W_{uv} = a_{uv} \]

\[ X = [|\hat{C}_{00}|, |\hat{C}_{01}|, ..., |\hat{C}_{77}|, 1] \]

\[ W = [w_{00}, w_{01}, ..., w_{77}, \xi]^T \]

We will use (8) to produce the estimation of the coding bits \( R_i \) for an 8 x 8 coding unit. To compute \( R_i \), we pre-fit the weighting matrix \( W \) by using least squares method. The pre-fitting process is shown in the following.

According (8) and (9), we know,

\[ X_i \cdot W = \left[ x_{i0}, x_{i1}, ..., x_{i7}, 1 \right] \cdot \left[ w_{i0}, w_{i1}, ..., w_{i7}, \xi_i \right]^T \]

\[ \eta_i = \begin{bmatrix} x_{i0} & x_{i1} & ... & x_{i7} & 1 \\ W_{i0} & W_{i1} & ... & W_{i7} & \xi_i \end{bmatrix} \]

where \( R_i \) represents the real coding bits of \( i^{th} \) coding unit. From (13), we can get \( W \) as the following (11):

\[ W = (X^T \cdot X)^{-1} \cdot X^T \cdot R \]

(11)

In (11), the superscript “-1” denotes the inverse of a matrix. Based on (11), we develop the weighting matrix \( W \).

To make more accurate estimation, we use different weighting matrix \( W \) for intra and inter modes. The elements in \( W \) are floating-point values, and we multiply them by 256 to make them fix-point values (\( \hat{W} \)) which are more suitable for hardware platform (FPGA, ASIC, etc.). Taking \( W_{\text{intra}} \) for example, we depict the fix-point generating process as Figure 6.
In paper [13], the authors pointed out that most of natural images were best fitted with shape parameter $\eta=0.5$ and the value $\eta$ for the different coefficients does not vary much within a single image. We choose $\eta=0.5$ for simplification.

Finally, we illustrate the R estimation process by taking a $4 \times 4$ block for example (here we use $4 \times 4$ block only for the convenience), as shown in Figure 7.

For the distortion estimation ($D_e$), as work [8] tells that for a quantized coefficient $C_{uv}$, the distortion $D_e$ can be calculated in the transform domain after quantization, as shown in the following.

$$D_e = \sum_s \sum_r d_{uv}$$

(12)

which

$$d_{uv} = \left( |\text{offset}_{uv} - \text{low\_qbits}_{uv}| / 2^{\text{q\_bits}} \right)^2$$

(13)

where $\text{offset}_{uv}$ is quantization rounding offset and $\text{low\_qbits}_{uv}$ is the discarded low q bits in quantization process [8]. We use (13) as estimated distortion for a quantized block.

Based on $R_e$ and $D_e$, we can get the estimated $RDcost_e$ according to (14) for each mode and then choose the best modes.

$$RDcost_e = D_e + \lambda R_e$$

(14)

We can see from Figure 8 that the proposed $RDcost$ estimation algorithm is accurate, and the estimated $RDcosts$ are closely matched with the actual $RDcosts$ for both low-bits and high-bits blocks.

### 3.2. Proposed REC-ORG united intra prediction scheme

To break data dependency, we propose a REC-ORG united intra prediction scheme: using original (ORG) pixels instead of the reconstructed (REC) pixels for the red ones in Figure 9 and using reconstructed pixels for the green ones in Figure 9 to proceed intra prediction.

However, according to Figure 2, the REC pixels of the left MB in Figure 9 are just available after the processing of ENC stage. In traditional raster coding order, as shown in Figure 10, when MD is processing the $n^{th}$ MB, the ENC stage is processing the $(n-1)^{th}$ MB and thus the left sixteen green reconstructed pixels in Figure 9 are always not available for MD of the $n^{th}$ MB.

![Fig. 10. Traditional raster coding order.](Image)
To make the left sixteen pixels available, we change the MB-level coding order from traditional raster order to zigzag coding order in Figure 11. As depicted in Figure 11, the top and the left reconstructed pixels are both available because the top and the left MBs have already been encoded.

![Fig. 11. Zigzag coding order.](image)

By REC-ORG united intra prediction scheme, our MD can not only break the data dependency but also maintain high coding performance.

### 3.3. Proposed highly efficient MD pipeline architecture

![Fig. 12. Our proposed MD architecture.](image)

We take AVS for example to illuminate the proposed highly efficient MD pipeline architecture. As for H.264, similar architecture can be developed. Our proposed MD architecture is shown in Figure 12, and the R-D estimation core (lower part in Figure 12) is divided into 5 stages and the first to third stages are horizontal DCT (DCTH), vertical DCT (DCTV) and Q. After quantization, the pipeline is divided into 2 branches. Rate estimation (E-R) and distortion estimation (E-D) are both belong to the fourth stage, and they again merge into one part at the fifth stage: COST-MD. COST-MD calculates R-D cost and chooses the best mode. All the buffers between 2 consecutive stages are ping-pong mode buffers. In this work, we adopt 8-pixel parallelism (processing 8 pixels in each cycle) and the time consumptions for each stage are tabulated as Table 1.

In this work, for intra block of I frame, we choose the best luma modes from \{V, H, DC, DR and DL\} and choose the best chroma modes from \{V, H, DC, P\} according to R-D value. We choose the best modes from \{Psip, P16x16, P16x8, P8x16, P8x8\}, for P frame and the best modes from \{Bdirect, Bskip, B16x16, B16x8, B8x16, B8x8\}, for B frame also based on R-D value. For P and B frames, we use SAD to decide the best block-level modes of Intra8×8.

For Psip and Bskip modes, reconstructed pixels are identical to the predicted pixels, thus real D can be yield directly with original pixels and predicted pixels. Besides, the real coding bits \(R\) equals to 0. Therefore, Psip and Bskip modes need not be processed by R-D estimation core, and the pipeline space time-diagram of I, P and B frames can be depicted as Figure 13-15.

Combining Table 1 and Figure 13-15, we can roughly estimate the processing time of MD for I, P and B frames as the following (15) to (17).

\[
T_{I} = \sum_{i=0}^{n} t_{i} + 27 \times \max \{t_{1}, t_{2}, \ldots, t_{s}\} = 83 + 27 \times 18 = 569 \text{ cycles} \quad (15)
\]

\[
T_{P} = \sum_{i=0}^{n} t_{i} + 29 \times \max \{t_{1}, t_{2}, \ldots, t_{s}\} = 83 + 29 \times 18 = 605 \text{ cycles} \quad (16)
\]

\[
T_{B} = \sum_{i=0}^{n} t_{i} + 35 \times \max \{t_{1}, t_{2}, \ldots, t_{s}\} = 83 + 35 \times 18 = 713 \text{ cycles} \quad (17)
\]

From Figure 13-15, we can also see that the bubbles in the pipeline space time-diagram of Figure 2 disappear. Besides, the general bottleneck (entropy coding unit) of RDO-based MD pipeline architecture is avoided and thus \(\max \{t_{1}, t_{2}, \ldots, t_{s}\}\) decreases. Therefore, the pipeline throughput increases when compared with [11].

### Table 1. Time consumption of basic processing units.

<table>
<thead>
<tr>
<th>Processing Unit (8-pixel parallelism)</th>
<th>Time Consumption (cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DCTH</td>
<td>17</td>
</tr>
<tr>
<td>DCTV</td>
<td>18</td>
</tr>
<tr>
<td>Q</td>
<td>16</td>
</tr>
<tr>
<td>E-R</td>
<td>18</td>
</tr>
<tr>
<td>E-D</td>
<td>18</td>
</tr>
<tr>
<td>COST-MD</td>
<td>14</td>
</tr>
</tbody>
</table>
4. EXPERIMENTAL RESULTS AND IMPLEMENTATION

Fig. 16. Performance comparisons of different mode decision algorithms for sequences with 1080P format.

Table 2. Comparisons for different sequences.

<table>
<thead>
<tr>
<th>Format</th>
<th>Sequence</th>
<th>Proposed method VS TRUE RDO</th>
<th>Proposed method VS SAD [9]</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>PSNR Loss (dB)</td>
<td>Bit-rate change (%)</td>
</tr>
<tr>
<td>1080P</td>
<td>blue sky</td>
<td>0.144</td>
<td>3.867</td>
</tr>
<tr>
<td></td>
<td>crowdrun</td>
<td>0.055</td>
<td>1.329</td>
</tr>
<tr>
<td></td>
<td>factory</td>
<td>0.112</td>
<td>3.399</td>
</tr>
<tr>
<td></td>
<td>life</td>
<td>0.126</td>
<td>3.459</td>
</tr>
<tr>
<td></td>
<td>mobcal</td>
<td>0.093</td>
<td>4.468</td>
</tr>
<tr>
<td></td>
<td>park joy</td>
<td>0.059</td>
<td>1.273</td>
</tr>
</tbody>
</table>

Different sequences under different quantization parameters were tested and Figure 16 shows the RD curves of the selected 6 sequences. Table 2 shows the tabulated performance comparison of the proposed algorithm with true RDO and traditional SAD method [9]. From Table 2 we can see that our proposed method achieves similar performance to true RDO method (0.098dB PSNR loss in average), and far outperforms the traditional SAD method (0.402dB PSNR gain in average).

Our proposed MD architecture is implemented by Verilog-HDL language and verified on Virtex5 FPGA LX330. The slice consumption on LX330 is 18%. With our proposed architecture and taking all the overheads cycles into account, our MD unit can accomplish one MB-level MD in 606 cycles, 642 cycles and 750 cycles for I, P and B frames, respectively. The processing capacity is increased by 29%, 23% and 23% for I, P, B frame when compared with work [11].

5. REFERENCES